// 9TO5GOOGLE — MOBILE & WEB
MediaTek Dimensity 9600 Pro goes official with 2nm process and performance gains
MediaTek has unveiled its latest flagship chipset in the Dimensity 9600 Pro, a chip built on TSMC’s latest 2nm process.
The Dimensity 9600 Pro has a 2+3+3 All Big Core CPU design using Arm’s new C2-Ultra cores at 4.55GHz, three C2-Pro cores at 4.35GHz, and three more C2-Pro cores at 3.1GHz. Altogether, MediaTek says that its latest design delivers 17% better single-core performance and 15% higher multi-core performance compared to last year’s chip.
Leading where others follow, the MediaTek Dimensity 9600 is a first-wave 2nm smartphone chip design that’s built to simultaneously raise the bar on performance, capability, and power-efficiency…
At its heart is MediaTek’s 4th-generation All Big Core CPU: a revolutionary 2+3+3 design pairing two Arm C2-Ultra processors, three Arm C2-Pro processors with 1MB L2 cache and three Arm C2-Pro with 512KB L2 cache, which altogether contribute to a 21% larger L2 cache system.
…MediaTek leads the industry with first-wave support for both UFS 5.0, which delivers 2x faster read/writes than the previous generation, and LPDDR6, which boosts effective memory bandwidth by 33% at the same frequency.
This latest chip adopts LPDDR6 memory and UFS 5.0 storage. The G2-Ultra NX GPU brings a 27% boost to peak performance while hitting 24% lower power consumption. Ray-tracing is 18% faster and games support up to 185fps.
On the AI side, Dimensity 9600 Pro’s second-gen Super Efficient NPU reduces power consumption by 40% while delivering better performance and higher token generation per watt.
Rounding things out, the Imagiq 1290 ISP supports 4K240 native direct-output ultra-slow-motion video, 4K120 cinematic log, and AI-powered True Color Tone and 60fps motion capture features.
One of the first devices powered by the Dimensity 9600 Pro will be Oppo’s Find X10 Pro Max, due to be announced next week. Meanwhile, MediaTek is also announcing the Dimensity 9600M as a lower-cost version of this chip with “flagship-level performance.” It lacks UFS 5.0 and uses Arm’s C1 cores instead of C2.
Follow Ben: Twitter/X, Threads, Bluesky, and Instagram